FPGA Design Engineer *Cleared

Job Title: FPGA Design Engineer Active Secret Clearance

Job Description

We are seeking a FPGA/ASIC Design Engineer responsible for the architecture, implementation, and verification/validation through software integration tests for the delivery of complex FPGAs and/or ASICs, specifically for high-speed cryptographic applications. This role is pivotal in ensuring the robust quality and delivery of communication products that serve national security purposes.

Responsibilities

n
• n

  Develop architectures for high throughput complex designs involving cryptographic algorithms using VHDL.

  n
n
• n

  Implement designs with high-speed protocols such as NVMe, PCIe/SRIOV, 10G-400G Ethernet, and TCP/IP.

  n
n
• n

  Engage in IP development and integration targeting ARM SOC FPGAs and/or ASICs.

  n
n
• n

  Write and debug tests/sequences for end-to-end simulation using the UVM framework with System Verilog Assertions.

  n
n
• n

  Conduct SW driven validation on SOC evaluation boards running Linux.

  n
n
• n

  Deploy state-of-the-art EDA flows and methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA, Mentor Questa family, and Clock Domain Crossing (CDC).

  n
n

Essential Skills

n
• n

  Bachelor's Degree in Electrical Engineering or equivalent and a minimum of 4 years of relevant experience, or a Master's Degree with 2 years of relevant experience.

  n
n
• n

  5+ years of experience in implementing complex algorithms targeting ASIC/FPGAs.

  n
n
• n

  Proficiency in VHDL and FPGA design/debug using Xilinx FPGA/Vivado.

  n
n
• n

  Excellent analytical and debugging skills.

  n
n
• n

  Experience in mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware.

  n
n
• n

  Active Secret Clearance.

  n
n

Additional Skills & Qualifications

n
• n

  High Level Synthesis (HLS) with Vivado.

  n
n
• n

  Embedded software programming (OOP) and System Verilog Assertions (SVA).

  n
n
• n

  Knowledge of high-speed protocols such as PCIe, TCP/IP, and Ethernet.

  n
n

Work Environment

This position requires full-time onsite work in either Herndon, VA or Camden, NJ. The work schedule follows a 9/80 format, offering flexibility in work hours.

Pay and Benefits

The pay range for this position is $90.00 - $125.00/hr.

Eligibility requirements apply to some benefits and may depend on your job classification and length of employment. Benefits are subject to change and may be subject to specific elections, plan, or program terms. If eligible, the benefits available for this temporary role may include the following:

• Medical, dental & vision • Critical Illness, Accident, and Hospital • 401(k) Retirement Plan – Pre-tax and Roth post-tax contributions available • Life Insurance (Voluntary Life & AD&D for the employee and dependents) • Short and long-term disability • Health Spending Account (HSA) • Transportation benefits • Employee Assistance Program • Time Off/Leave (PTO, Vacation or Sick Leave)

Workplace Type

This is a fully onsite position in Herndon,VA.

Application Deadline

This position is anticipated to close on Oct 17, 2025.

About Actalent

Actalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 30,000 consultants and more than 4,500 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500.

The company is an equal opportunity employer and will consider all applications without regard to race, sex, age, color, religion, national origin, veteran status, disability, sexual orientation, gender identity, genetic information or any characteristic protected by law.

If you would like to request a reasonable accommodation, such as the modification or adjustment of the job application process or interviewing due to a disability, please email (% ) for other accommodation options.